

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	Ю.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/781,692	- · · · · · · ·	02/20/2004	Alex A. Lopez-Estrada	42339-193224	3689
26694	7590	05/08/2006		EXAMINER	
VENABLE LLP				MCFADDEN, MICHAEL B	
P.O. BOX					
WASHIN	IGTON,	DC 20045-9998	ART UNIT	PAPER NUMBER	
				2188	
				DATE MAILED: 05/08/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
		10/781,692	LOPEZ-ESTRADA, ALEX A.				
Office Acti	ion Summary	Examiner	Art Unit				
	•						
The MAILING D	ATE of this communication an	Michael B. McFadden  pears on the cover sheet with the c	2188				
Period for Reply	RIL OF BITS COMMUNICATION AP	pears on the cover sheet with the c	orrespondence address				
WHICHEVER IS LONG  - Extensions of time may be averafter SIX (6) MONTHS from the set of	GER, FROM THE MAILING Described an all all and a three mailing date of this communication. If it is above, the maximum statutory period or extended period for reply will, by statutice later than three months after the mailing.	LY IS SET TO EXPIRE 3 MONTH( DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tim I will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE ing date of this communication, even if timely filed	N. nely filed the mailing date of this communication. (D. (35 U.S.C. § 133).				
Status							
1) Responsive to co	ommunication(s) filed on 20 F	<u> February 2004</u> .					
2a) ☐ This action is FII							
3) Since this applic	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accord	ance with the practice under	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims							
•	are pending in the application	n.					
4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	, ,						
6)⊠ Claim(s) <u>1-27</u> is/	/are rejected.						
7) Claim(s)i	is/are objected to.						
8) Claim(s)	are subject to restriction and/	or election requirement.	•				
Application Papers							
_	is objected to by the Examin	ner					
	•	re: a)⊠ accepted or b)□ objecte	d to by the Examiner.				
		e drawing(s) be held in abeyance. See					
		ction is required if the drawing(s) is ob					
11) The oath or decla	aration is objected to by the E	Examiner. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C.	§ 119						
12)  Acknowledgment a) All b) Som		n priority under 35 U.S.C. § 119(a	)-(d) or (f).				
1. ☐ Certified o	1. Certified copies of the priority documents have been received.						
2. Certified o	opies of the priority documer	nts have been received in Applicati	ion No				
_ ,	· ·	ority documents have been receive	ed in this National Stage				
	n from the International Burea						
* See the attached	detailed Office action for a lis	t of the certified copies not receive	<b>∌d</b> .				
Attachment(s)							
1) Notice of References Cite		4) Interview Summary					
	Patent Drawing Review (PTO-948) atement(s) (PTO-1449 or PTO/SB/08	Paper No(s)/Mail D	ate Patent Application (PTO-152)				
3) Information Disclosure Sta Paper No(s)/Mail Date 28		6) Other:					

Art Unit: 2188

#### **DETAILED ACTION**

1. The instant application having Application No. 10/781,692 has a total of 27 claims pending in the application; there are 6 independent claims and 21 dependent claims, all of which are ready for examination by the examiner.

## I. INFORMATION CONCERNING OATH/DECLARATION

## Oath/Declaration

2. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in 37 C.F.R. ' 1.63.

### III. INFORMATION CONCERNING DRAWINGS

### <u>Drawings</u>

3. The applicant's drawings submitted 20 February 2004 are acceptable for examination purposes.

### IV. ACKNOWLEDGEMENT OF REFERENCES CITED BY APPLICANT

### Information Disclosure Statement

4. As required by M.P.E.P. '609 (C), the applicant's submission of the Information Disclosure Statement dated 28 May 2004 is acknowledged by the examiner and the cited references have been considered in the examination of the claims now pending. As required by M.P.E.P. '609 C(2), a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

Art Unit: 2188

### V. OBJECTIONS TO THE APPLICATION

### **Abstract**

5. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

6. The abstract of the disclosure is objected to because it is under 50 words.

Correction is required. See MPEP § 608.01(b).

# VI. REJECTIONS NOT BASED ON PRIOR ART

# Claim Rejections - 35 USC § 101

7. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

8. Claims 17-24 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. Each of the claims is directed toward a machine accessible medium. In the specification a machine accessible medium is

Art Unit: 2188

defined as an electrical, optical, acoustic, or other form of propagated signal and others.

This definition of machine accessible medium is non-statutory. Correction is required.

## VII. REJECTIONS BASED ON PRIOR ART

### Claim Rejections - 35 USC ' 102

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 10. Claims 1-3, 5, 6, 9-12, 17, 18, and 21-27 are rejected under 35 U.S.C. 102(b) as being anticipated by Kohn et al. (US Patent No. 6,006,312(herein after Kohn)).
- 11. Regarding Claims 1, 17, 21, 25, and 26 Kohn discloses offsetting a location of data in at least one of a plurality of memory blocks to avoid aliasing conflicts. (Kohn: Column 6, Line 63 Column 7, Line 4)
- 12. Regarding Claims 2, 6, and 12 Koch discloses determining a uniform size for the memory blocks, the size being large enough to accommodate the data and the offset and dividing the memory blocks into equal size. (Kohn: Figure 2) The cache includes a memory block with enough space to accommodate the data and offset therefore determination step is inherent in that decision. The figure shows that the memory blocks are of equal size.
- 13. Regarding Claim 3, Kohn discloses wherein the memory blocks are buffers.

  (Kohn: Figure 1) A cache is a buffer.

Art Unit: 2188

14. Regarding Claim 5, Kohn discloses wherein the buffer is a linear buffer. (Kohn: Column 6, Lines 39-42 and Column 8, Lines 16-17)

Page 5

15. Regarding Claims 9, 10, 18, 23, and 24, Kohn discloses determining possible aliased locations in a memory comprising of a number of buffers; increasing a count when a buffer that is a possible aliased location is found; and storing data in the buffers at a location that is offset based on the count and a number of bytes selected for offset, wherein the offset is a product of the count and the number of bytes. (Kohn: Figure 4 and 5, Column 6, Line 50 – Column 7, Line 11)

Having a table of like the look aside buffer in Figure is how the system keeps track of possible locations. There are a limited number of spaces in the buffer therefore limiting the possible aliased locations. In Column 6, Lines 63-66 Kohn teaches offsetting the address by a multiple of the virtual cache size. The virtual cache size is the count because that is the possible number of alias locations.

- 16. Regarding Claim 11, Kohn discloses repeating steps a)-c). (Kohn: Figures 7 and 8) The flow chart shows that the process is repeated.
- 17. Regarding Claim 22, Kohn discloses further comprising adding the offset to a pointer for respective memory blocks. (Kohn: Column 6, Line 63 Column 7, Line 4)

  The address is a pointer therefore when an offset is added it is added to a pointer for the memory blocks.
- 18. Regarding Claim 27, Kohn discloses a dynamic translation look-aside buffer to determine addresses. (Kohn: Figure 4 and Column 8, Lines 27-29)

Art Unit: 2188

## Claim Rejections - 35 USC ' 103

19. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 20. Claims 4, 7, 8, 13-16, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kohn et al. (US Patent No. 6,006,312(herein after Kohn)) as applied to claim 1 above, and further in view of Gibson et al. (US Patent No. 6,507,898(herein after Gibson))
- 21. Regarding Claim 4, Kohn fails to disclose wherein the buffer is a ring buffer.Gibson discloses wherein the buffer is a ring buffer.

(Gibson: Column 13, Lines 51-54)

Kohn and Gibson are analogous art because they are from the same field of endeavor, cache memory management.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to use the ring buffer of Gibson in Kohn.

The motivation for doing so would have been that a ring buffer is an efficient way to make use of a predefined memory hierarchy during the data reuse step. Also a ring buffer is an effective way to provide useful information after a failure.

Art Unit: 2188

Therefore it would have been obvious to a person of ordinary skill in the art to include the ring buffer of Gibson in the memory system of Kohn for the benefit of efficiently making use of a predefined memory hierarchy during the data reuse step and effectively providing useful information after a failure to obtain the invention as specified in claim 4.

22. **Regarding Claims 7, 13, 15, 16, and 19,** Kohn discloses computing a number of aliased address locations in a memory including a number of memory blocks; wherein computing the number of aliased address location based on at least one of a number of memory blocks, an intended size for the memory blocks, and an aliasing range.

Having a table of like the look aside buffer in Figure is how the system keeps track of possible locations. There are a limited number of spaces in the buffer therefore limiting the possible aliased locations. In Column 6, Lines 63-66 Kohn teaches offsetting the address by a multiple of the virtual cache size. The virtual cache size is the count because that is the possible number of alias locations.

Kohn fails to disclose allocating extra memory to the memory blocks based on the number of aliased address locations to obtain a new size for the memory blocks, computing a second number of aliased address locations based on the new size for the memory blocks, and computing an offset for data within the memory blocks based on the second number of aliased address locations. Wherein allocating extra memory to the memory blocks is based on at least one of the number of aliased address locations, a line size, and a line offset.

Art Unit: 2188

Gibson discloses allocating extra memory to the memory blocks based on the number of aliased address locations to obtain a new size for the memory blocks (Gibson: Column 13, Line 55 – Column 14, Line 6), computing a second number of aliased address locations based on the new size for the memory blocks, and computing an offset for data within the memory blocks based on the second number of aliased address locations. (Gibson: Column 85, Lines 56-62) Wherein allocating extra memory to the memory blocks is based on at least one of the number of aliased address locations, a line size, and a line offset. (Gibson: Column 13, Line 55 – Column 14, Line 6)

The second number of blocks would be calculated in the way that the first were.

Kohn and Gibson are analogous art because they are from the same field of endeavor, cache memory management.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to take the reconfigurable offset and dynamic memory of Gibson and use them in the memory system of Kohn.

The motivation for doing so would have been to create a versatile memory that can be used in many situations and for multiple applications.

Therefore it would have been obvious to combine the reconfigurable offset and dynamic memory of Gibson with the memory system of Kohn for the benefit of a versatile memory system to obtain the invention specified in claim 9.

Art Unit: 2188

23. Regarding Claims 8, 14, and 20, Kohn discloses further comprising adding the offset to a pointer for respective memory blocks. (Kohn: Column 6, Line 63 – Column 7, Line 4) The address is a pointer therefore when an offset is added it is added to a pointer for the memory blocks.

## VIII. RELEVANT ART CITED BY THE EXAMINER

24. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Kahle et al. (US Patent No. 6,477,635) is directed to a method of avoiding address aliasing conflicts.

Kingsbury (US Patent No. 6,055,617) is directed to a method to allocate memory.

## IX. CLOSING COMMENTS

### Conclusion

### a(4). CLAIMS REJECTED IN THE APPLICATION

25. Per the instant office action, claims 1-27 have received a first action on the merits and are subject of a first action non-final.

## b. DIRECTION OF FUTURE CORRESPONDENCES

Art Unit: 2188

26. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael B. McFadden whose telephone number is (571)272-8013. The examiner can normally be reached on Monday-Friday 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Manorama Padmanabhan can be reached on (571)272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

### **IMPORTANT NOTE**

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MBM 04/12/2006

> MANO PADMANABHAN SUPERVISORY PATENT EXAMINER

laro lamanache